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A method of improving the Al-bearing compound/GaAs interface against water vapor oxidation has
been demonstrated. Amorphous native oxide formed by wet oxidation of an amorphous ~Ga, As!/
~Al, As! heterostructure on GaAs has exhibited an improved oxide/semiconductor interface with the
incorporation of a thin GaP barrier layer of about two monolayers on the GaAs substrate. High
resolution transmission electron microscopy shows an interfacial roughness on the order of 15 Å,
and an enhancement of photoluminescence of three order of magnitude as compared to the as-grown
counterpart without a GaP barrier indicates a great reduction in interface electronic traps. Having an
improved interfacial roughness, a reduced interface trap density and an amorphous native oxide, this
technique has a potential use in GaAs-based metal-oxide-semiconductor field-effect transistors.
© 1998 American Institute of Physics. @S0003-6951~98!02821-6#To realize a GaAs-based metal-oxide-semiconductor
field-effect transistor ~MOSFET! has been a subject of study
for the past several decades.1 Either deposited insulators or
GaAs native oxides have been used as the gate material. Due
to the rough interface and high density of interfacial traps
between GaAs and the insulating dielectrics, limited progress
has been achieved. None of these approaches have yielded an
interfacial quality ~trap density below 531010 cm22 eV21)
comparable to that of the established technology of the Si-
based MOS system. Recently, ~Ga,Gd!2O3 has been depos-
ited on GaAs substrates in situ using an ultrahigh vacuum
~UHV! growth system by Hong et al.2,3 to achieve both n-
and p-type enhancement mode MOS devices with trap den-
sity levels around 531010 cm22 eV21. From the structural
point of view, both SiO2 /Si and ~Ga,Gd!2O3 /GaAs
semiconductor/oxide interfaces exhibit interfacial sharpness
close to atomic level and both SiO2 and ~Ga,Gd!2O3 oxides
are amorphous.4
In contrast, interfaces between InP or GaAs and its na-
tive oxides formed via ex situ water vapor oxidation of Al-
bearing compounds have shown susceptibilities to chemical
reactions leading to rough interfaces. In addition, microcrys-
tallites form in the native oxide,5 and an undesirable thermo-
dynamic reaction between GaAs and arsenic oxide leaves
elemental As trapped at the interface.6 Consequently, the for-
mation of a high density of electronic traps has been attrib-
uted to these interfacial As precipitates.7 These three prob-
lems may have limited the successes of Chen et al.8 and
Grudowski et al.9 in their demonstration of GaAs or InP-
based MOSFETs. Nevertheless, as compared to the UHV
deposition of ~Ga,Gd!2O3, the great simplicity of forming
oxides by ex situ water vapor oxidation as is used in the
SiO2 /Si system in order to realize GaAs-based MOSFETs
warrants further investigation. In this work, we present re-
sults on wet oxidation of amorphous ~Ga,As!/~Al,As! hetero-
structures with a thin GaP interfacial barrier layer as an oxi-
dation barrier to address some of these problems.
a!Electronic mail: k-hsieh@uiuc.edu2720003-6951/98/72(21)/2722/3/$15.00
Downloaded 05 Feb 2012 to 140.114.195.186. Redistribution subject to AIPThe amorphous ~Ga,As!/~Al,As! heterostructure has
been grown on GaP or GaAs substrates at ;100 °C using
molecular beam epitaxy. PH3 running through a gas cracker
cell maintained at 900 °C provides the phosphorous for the
growth of the GaP barrier layer. In a typical structure, a
lightly Si-doped (n'331017 cm22) GaAs buffer layer of
about 3000 Å thick was first grown on a ~100! GaAs sub-
strate at 580 °C with a growth rate of 1 mm/h. Subsequently,
a thin GaP of about two monolayers has been deposited be-
fore the substrate temperature is lowered for the growth of an
amorphous ~Al,As! layer capped with an amorphous ~Ga,
As! layer. The wet oxidation of the amorphous ~Al,As! layer
takes place in an open quartz tube furnace at a temperature
range from 300 to 450 °C in H2O vapor atmosphere. We
have employed transmission electron microscopy ~TEM!,
Auger electron spectroscopy ~AES!, and photoluminescence
spectroscopy ~PL! to characterize the oxidized film and to
assess the effect of the oxidation barrier.
There is great variation in the oxidation rate via water
vapor oxidation for different Al-bearing compounds.10,11 For
the AlGaAs system, a lower aluminum concentration leads to
a slower oxidation rate, but wet oxidation proceeds even in
GaAs. One of the challenges in realizing Al-bearing native
oxides on GaAs using wet oxidation is the precise control of
oxidation front from penetrating into the GaAs epitaxial
layer or substrate. Therefore, it is desirable to protect the
GaAs epilayer or substrate from wet oxidation. To achieve
this, oxidation of different materials has been investigated. It
has been reported that an Al0.5In0.5P layer oxidizes slower
than an Al0.5Ga0.5As layer, and negligible oxidation has been
noticed in Ga0.5In0.5P.12 Although there are few data reported
on the oxidation of GaInP with varying Ga/In ratio, GaP may
be more resistant to water vapor oxidation due to its inher-
ently larger bond strength than InP.
In Fig. 1 we compare the AES depth profiles of two
wet-oxidized amorphous ~Ga,As!/~Al,As! heterostructures,
each layer of 200 Å, deposited on either a GaAs @Fig. 1~a!#
or GaP @Fig. 1~b!# substrate. The oxidation has been per-
formed at 400 °C for 2 h. Complete oxidation of both amor-2 © 1998 American Institute of Physics
 license or copyright; see http://apl.aip.org/about/rights_and_permissions
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indicated by the reduction of As signal below the detection
limit. A large Ga signal is observed near the oxide/
semiconductor interface in Fig. 1~a!, and the oxygen front
penetrates into the GaAs farther than the aluminum front. A
corresponding decrease in the arsenic signal suggests that,
upon the completion of oxidizing the ~Al,As! layer, wet oxi-
dation proceeds into the crystalline GaAs buffer layer, result-
ing in a preferential arsenic loss and the formation of a pre-
dominantly gallium oxide layer of about 100 Å thick. The
cross section TEM micrograph displayed in Fig. 2 shows a
distinctive dark band of about 100 Å thick below the amor-
phous Al2O3 layer. This dark band lacks the characteristic
~002! diffraction contrast of the zinc-blende structure, as
compared to the rest of crystalline GaAs substrate. This dark
layer is ascribed to amorphous or extremely fine grained gal-
lium oxides formed by oxidizing the GaAs matrix. This re-
sult is consistent with the notion obtained from all prior work
on the oxidation of GaAs, in which Ga2O3 forms on the
oxidized GaAs surface provided that volatile As2O3 can
escape.6 In contrast, there is no Ga hump, phosphorous loss,
or oxygen penetration near the oxide/GaP interface in Fig.
1~b!. The most common features between Fig. 1~a! and 1~b!
are the conversion of the amorphous ~Ga, As!/~Al,As! het-
erostructures into amorphous oxides with a complete deple-
tion of As within the oxides, which escapes easily through
the porous oxides. Since both heterostructures have been
subjected to an identical heat treatment, the difference in the
two oxide/semiconductor interfaces indicates that amorphous
~Al,As! deposited on a GaP substrate is a more robust struc-
FIG. 1. AES depth profiles of two heterostructures consisting of 200 Å ~Ga,
As!/200 Å ~Al,As! deposited on ~a! GaAs substrate and ~b! GaP substrate.
Both structures have been oxidized at 400 °C for 2 h. For clarity, part of the
profiles near the cap layer are not shown. Complete oxidation has been
achieved in the ~Al,As! layer with As being depleted to the background
level.Downloaded 05 Feb 2012 to 140.114.195.186. Redistribution subject to AIPture for resisting water vapor oxidation of the underlying
matrix.
Although bulk GaP has exhibited a better oxidation re-
sistance, it is not feasible to grow a thick GaP buffer layer on
a GaAs substrate and to use it as an oxidation barrier for the
realization of GaAs-based MOSFETs. A 4% lattice mis-
match between GaAs and GaP will lead to the formation of a
misfit dislocation array along the GaAs/GaP interface once
the epitaxial GaP is beyond the critical thickness around 10
Å. We have thus grown a thin GaP of about two monolayers
on a GaAs buffer layer as the oxidation barrier before the
deposition of amorphous ~Al,As! and ~Ga,As! layers.
Samples grown without the GaP interlayer have also been
used as references to study the effect of the GaP barrier.
Figure 3 is a high resolution ~HR! TEM micrograph of
an @amorphous ~Ga,As!/~Al,As!#/GaP/GaAs heterostructure
oxidized at 400 °C for 30 min. The oxide exhibits an amor-
phous structure containing no recognizable nanocrystallites
using nanoscale Fourier transform analysis of HRTEM data.
FIG. 2. The ~002! dark-field cross-section transmission electron micrograph
of a sample consisting of 500 Å ~Ga,As!/200 Å ~Al,As! on a GaAs substrate,
which has been wet-oxidized at 400 °C for 1 h. The dark band of about 100
Å between the aluminum oxide layer and GaAs substrate, consisting of
mainly GaOx , results from a degradation of the GaAs substrate by the wet
oxidation process.
FIG. 3. High-resolution TEM micrograph of a sample consisting of 200 Å
~Ga,As!/400 Å ~Al,As!/2-monolayer GaP on a GaAs substrate, which has
been wet oxidized at 400 °C for 1/2 h. The roughness scale for the interface
between oxide and GaAs is around 15 Å. license or copyright; see http://apl.aip.org/about/rights_and_permissions
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the low contrast in high resolution imaging, the oxidation
front appears to be flat, suggesting that the oxidation may
have been stopped in the GaP barrier. The transition from the
crystalline structure to amorphous is abrupt to less than 3
ML across the oxide/semiconductor interface. The overall
interfacial roughness is on the order of 15–20 Å which is
comparable to SiO2 /Si counterpart.13 In addition, we have
not found crystalline As precipitates along the oxide/
semiconductor interface as have been reported in lateral oxi-
dation of crystalline AlAs buried layer. We attribute the lack
of As nanocrystallites to the relatively porous structure in the
amorphous oxide that permits the As to escape. In contrast,
for a sample having a similar heterostructure but without the
GaP barrier layer, an identical heat treatment gives rise to an
increase in interface roughness to more than 70 Å and nanos-
cale fault structures are seen near the degraded substrate sur-
face. It is apparent that the GaP barrier layer plays a signifi-
cant role in controlling the interface morphology upon
oxidation.
Since TEM is not capable of resolving atomic species
and AES has its chemical resolution limit, a quantitative as-
sessment of the possible existence of elemental As in oxi-
dized heterostructures requires more sensitive techniques.
The As atoms formed via the favorable thermodynamic re-
action of GaAs and arsenic oxide even at room temperatures
may distribute in the bulk of the oxide layer or near the
interface resulting in interfacial traps. We have employed PL
spectroscopy, which is sensitive to the effect of electronic
traps or carrier recombination, to further evaluate the oxida-
tion of the amorphous ~Al,As! layer on GaAs.
Figure 4 shows the variation of 77 K PL spectra of as-
grown and wet-oxidized amorphous ~Ga,As!/~Al,As! hetero-
structures on GaAs with and without the thin GaP barrier
layer. Two peaks are typically observed in each spectrum.
The peak around 8200 Å corresponds to the band edge lumi-
nescence of the Si-doped GaAs buffer layer. We have attrib-
uted the other peak to defect related luminescence.14 In gen-
eral, for an as-grown heterostructure, luminescence is the
weakest as expected for two reasons. First, GaAs with an
air-exposed surface has a high surface recombination veloc-
ity, which reduces the luminescence intensity.15 Further-
more, the 50% excess As incorporated in the low-
FIG. 4. Photoluminescence spectra ~77 K! for various heterostructures: ~a!
and ~c! 200 Å ~Ga,As!/200 Å ~Al,As!/2 ML GaP/GaAs substrate; ~b! and ~d!
200 Å ~Ga,As!/200 Å ~Al,As!/GaAs substrate. Samples of structure ~a! and
~b! have been wet oxidized at 400 °C for 30 min.Downloaded 05 Feb 2012 to 140.114.195.186. Redistribution subject to AIPtemperature grown amorphous ~Al,As! layer, which has been
determined by Auger spectroscopy, contributes adversely to
luminescence. A thin GaP interlayer apparently passivates to
some extent the GaAs surface from the As-rich amorphous
layer and gives rise to an improved luminescence. A com-
plete oxidation of the amorphous ~Ga,As!/~Al, As! and the
removal of As significantly enhance the PL intensity. Fi-
nally, the additional GaP barrier layer preserves the integrity
of the oxide/semiconductor interface providing the ultimate
luminescence enhancement of about three orders of magni-
tude as compared to the unoxidized one. This result suggests
that the electronic trap density has been greatly reduced by
incorporating a thin GaP oxidation barrier and removing As
through the porous amorphous oxides. More work is needed,
however, to clarify which defects and how they affect the
luminescence spectra upon wet oxidation.
In summary, a thin GaP barrier layer of about two mono-
layers deposited on GaAs substrates has been shown to be an
effective barrier against water vapor oxidation. Formation of
an amorphous native oxide by wet oxidation of a low-
temperature grown amorphous ~Ga,As!/~Al,As! heterostruc-
ture deposited on a GaP passivated GaAs at 400 °C for 30
min exhibits an oxide/semiconductor interface that is smooth
on the order of 15 Å. A greatly reduced interfacial trap den-
sity has been observed from GaAs protected by a thin GaP
barrier layer as compared to the nonbarrier counterpart. This
technique has potential applications in fabricating GaAs-
based MOSFETs.
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